Изображения являются только для ссылки
SN74LVC573APWR
+БОМIC OCTAL TRANSPAR LATCH 20-TSSOP
-
ПроизводительТехасские инструменты
-
Мфр. Часть #SN74LVC573APWR
-
Лист данных SN74LVC573APWR DataSheet
-
В наличии6327
365 Дни гарантии качества
7*24 часы обслуживания каранти
90-гарантия послепродажного дня
Гарантия подлинного продукта
Спецификации
| Атрибут | Ценность |
| Package | Tape & Reel (TR),Cut Tape (CT),Bulk |
| Series | 74LVC |
| ProductStatus | Active |
| LogicType | D-Type Transparent Latch |
| Circuit | 8:8 |
| OutputType | Tri-State |
| Voltage-Supply | 1.65V ~ 3.6V |
| IndependentCircuits | 1 |
| DelayTime-Propagation | 2ns |
| Current-OutputHighLow | 24mA, 24mA |
| OperatingTemperature | -40°C ~ 85°C |
| MountingType | Surface Mount |
| Package/Case | 20-TSSOP (0.173, 4.40mm Width) |
Обзор
Description
The SN74LVC573APWR is designed for high-speed and low-power operation, with the capability to drive up to 24 mA at 3.3 V, suitable for interfacing with TTL levels. The 3-state outputs provide the ability to connect multiple outputs to a common bus line, facilitating easy data management in complex systems.
Encased in a TSSOP-20 package, the SN74LVC573APWR is popular in applications requiring efficient data storage and retrieval, such as memory address latching, data buffering, and data transfer systems. Its robust design ensures reliable operation in various digital logic applications.
Equivalent
1. 74HC573 - NXP or ON Semiconductor (similar function with different voltage levels).
2. 74LV573 - NXP (low-voltage version).
3. CD74ACT573 - Texas Instruments (similar functionality).
4. SN74HC573 - Texas Instruments (another similar variant).
5. MC74AC573 - ON Semiconductor (advanced CMOS version).
Always check datasheets for compatibility in terms of pin configuration, voltage levels, and timing characteristics.
Features
1. High-Performance CMOS: Utilizes advanced CMOS technology for high-speed operation and low power dissipation.
2. Voltage Range: Operates with a wide supply voltage range from 1.65 V to 3.6 V, making it versatile for different applications.
3. 3-State Outputs: Features three-state outputs, allowing for bus line driving capabilities.
4. Latch Functionality: Data is latched when the enable (G) is low; when G is high, the latch is transparent.
5. Low Power Consumption: Designed for minimal power usage, ideal for battery-powered applications.
6. Inputs Accept Voltages: Can accept input signals up to 5.5 V, regardless of the supply voltage.
7. Latch-Up Performance: Exceeds 250 mA per JESD 17, ensuring reliable operation.
8. ESD Protection: Offers robust electrostatic discharge protection exceeding 2000 V per MIL-STD-883, Method 3015.
This device is suitable for applications requiring data storage, transfer, and interfacing with low voltage systems.
Pinout
The device is designed for a wide range of supply voltages, typically from 1.65 V to 3.6 V. It also features 3-state outputs, controlled by an output-enable (OE) pin, allowing for wired logic connections. This makes it particularly useful in bus-driven systems or applications requiring data buffering and temporary data storage. Its compact TSSOP-20 package makes it suitable for space-constrained applications.